VU Quiz Collection

Total Quizzes: 10

Courses: CS501

Generated: 12/24/2025, 1:49:27 PM

Powered by Firewall Bypass VU Extension
Waseem Akram | wasii.dev | +1 (226) 798-2360

VU Quiz Collection

Generated by Firewall Bypass VU Extension

Quiz 1 - CS501

Question:

_____ controls the sequence of the flow of microinstructions.

Options:

A. Micro program controller

B. Virtual Memory

C. Multiplexer

D. DMA Controller

Copied: 12/24/2025, 1:45:59 PM

Quiz 2 - CS501

Question:

Identify the following type of serial communication error condition:
“The prior character that was received was not still read by the CPU and is over written by a new received character.”

Options:

A. Overrun error

B. Parity error

C. Framing error

D. Under-run error

Copied: 12/24/2025, 1:46:27 PM

Quiz 3 - CS501

Question:

Which is the last instruction of the ISR that is to be executed when the ISR terminates?

Options:

A. INT

B. NMI

C. IRQ

D. IRET

Copied: 12/24/2025, 1:46:58 PM

Quiz 4 - CS501

Question:

Which of the following control signals is NOT activated during instruction fetch operation?

Options:

A. PCout

B. Cout

C. LC

D. LMAR

Copied: 12/24/2025, 1:47:21 PM

Quiz 5 - CS501

Question:

How Interrupt driven I/O is better than polling because?

Options:

A. Interrupt driver I/O does not waste time on checking which device is available.

B. Interrupt driver I/O is enhanced version of polling.

C. Interrupt driver I/O is easy to design

D. Interrupt driven I/O is easy to program.

Copied: 12/24/2025, 1:47:33 PM

Quiz 6 - CS501

Question:

In _____, a separate address space of the CPU is reserved for I/O operations.

Options:

A. All of above

B. Isolated I/O

C. None of above

D. Memory Mapped I/O

Copied: 12/24/2025, 1:47:49 PM

Quiz 7 - CS501

Question:

Most parallel I/O ports used with peripheral devices are mapped on a range of_____.

Options:

A. Cache

B. contiguous addresses

C. Bus addresses

D. Direct memory Access

Copied: 12/24/2025, 1:48:08 PM

Quiz 8 - CS501

Question:

---------- is the time needed by the CPU to recognize (not service) an interrupt request.

Options:

A. Interrupt Latency

B. Response Deadline

C. Throughput

D. Timer delay

Copied: 12/24/2025, 1:48:26 PM

Quiz 9 - CS501

Question:

ET = _____.

Options:

A. CPI / IC x T

B. CPI x IC x T

C. CP x IC x T

D. CPI x IC / T

Copied: 12/24/2025, 1:48:46 PM

Quiz 10 - CS501

Question:

_____ is/are example(s) of synchronous communication.

Options:

A. Memory to Memory

B. Register to Memory

C. All of the given

D. Register to Register

Copied: 12/24/2025, 1:49:10 PM